Regviz

Microchip Technology /ATSAML11D14A /OSCCTRL /STATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML11E14A/OSCCTRL/STATUS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (XOSCRDY)XOSCRDY 0 (XOSCFAIL)XOSCFAIL 0 (XOSCCKSW)XOSCCKSW 0 (OSC16MRDY)OSC16MRDY 0 (DFLLULPRDY)DFLLULPRDY 0 (DFLLULPLOCK)DFLLULPLOCK 0 (DFLLULPNOLOCK)DFLLULPNOLOCK 0 (DPLLLCKR)DPLLLCKR 0 (DPLLLCKF)DPLLLCKF 0 (DPLLTO)DPLLTO 0 (DPLLLDRTO)DPLLLDRTO

Description

Status

Fields

XOSCRDY

XOSC Ready
XOSCFAIL

XOSC Clock Failure Detector
XOSCCKSW

XOSC Clock Switch
OSC16MRDY

OSC16M Ready
DFLLULPRDY

DFLLULP Ready
DFLLULPLOCK

DFLLULP Lock
DFLLULPNOLOCK

DFLLULP No Lock
DPLLLCKR

DPLL Lock Rise
DPLLLCKF

DPLL Lock Fall
DPLLTO

DPLL Lock Timeout
DPLLLDRTO

DPLL Loop Divider Ratio Update Complete

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data